module RW: sig .. end
sig
end
Read-Write access
val default : unit -> bool
unit -> bool
val merge : bool -> bool -> bool
bool -> bool -> bool